Abstract-A novel Capacitor array structure for Successive Approximation Register (SAR) ADC is proposed. This circuit efficiently utilizes charge recycling to achieve high-speed of operation and it can be applied to high-speed and low-tomedium-resolution SAR ADC. The static linearity performance, namely the INL and DNL, of the proposed structure is theoretically analyzed and behavioral simulations are performed to demonstrate its effectiveness. Simulation results show that to achieve the same conversion performance the proposed capacitor array structure can reduce the average power consumed from the reference ladder by 90%, as compared to the binary-weighted splitting capacitor array structure.
I. INTRODUCTION
The SAR ADC is widely used in many communication systems, such as ultra-wideband (UWB) and wireless sensor networks which require low power consumption and low-to-medium-resolution converters. Traditional SAR ADCs are difficult to be applied in high-speed, however the improvement of technologies and design methods have allowed the implementation of high-speed, lowpower SAR ADCs that become consequently more attractive for a wide variety of applications [1] , [2] .
The power dissipation in a SAR converter is dominated by the reference ladder of the DAC capacitor array. Recently, a capacitor splitting technique has been presented, which was proven to use 31% less power from the reference voltage and achieve better DNL than the binary-weighted capacitor (BWC) array [3] . The total power consumption of a 5b binary-weighted split capacitor (BWSC) array is 6mW, which does not take into account the power from reference ladder [1] . However, as the resolution increases, the total number of input capacitance in the binary-scaled capacitive DAC will cause an exponential increase in power dissipation, as well as a limitation with reduction of speed due to a large charging timeconstant. Therefore, small capacitance spreads for DAC capacitor array is highly desirable in high speed SAR ADCs [4] . This paper presents a novel structure of a split capacitor array to optimize the power efficiency and the speed of SAR ADCs. Due to the series combination of the split capacitor array, both small capacitor ratios and power-efficient charge recycling in the DAC capacitor array can be achieved, leading to fast DAC settling time and low power dissipation in the SAR ADC. The linearity performance (INL and DNL) and parasitic capacitance effect of the proposed structure will be theoretically discussed and behavioral simulations will be executed. Deferent from the BWSC array which only achieves better DNL (but not INL) than the BWC array, the proposed capacitor array structure can have both better INL and DNL than the series capacitor (SC) array. The design and simulations of an 8b 180-MS/s SAR ADC in 1.2-V supply voltage are presented in 90nm CMOS exhibiting a Signal-to-Noise-andDistortion Ratio (SNDR) of 48 dB, with a total power consumption of 14mW which demonstrates the feasibility of the proposed structure.
II. THE OVERALL SAR ADC OPERATION
The architecture of a SAR ADC is shown in Fig.1 , consisting of a series structure of a capacitive DAC, a comparator and successive approximation (SA) control logic. The SA control logic includes shift registers and switch drivers which control the DAC operation by performing the binary-scaled feedback during the successive approximation. The DAC capacitor array is the basic structure of the SAR ADC and it serves both to sample the input signal and as a DAC for creating and subtracting the reference voltage.
III. CAPACITOR ARRAY STRUCTURE

A. Capacitor Structure Design
The major limitation on the speed of the SA converter is often related with the RC time constants of the capacitor array, reference ladder and switches. For a binary-weighted capacitor (BWC) array the size of capacitors rise exponentially with the resolution in number of bits, which cause large power and RC settling time, thus limiting the speed of the overall SAR ADC. To solve this problem, Fig. 2(a) shows a series capacitor (SC) array [5] , which utilizes attenuation capacitors C atten to separate the capacitive DAC into b M bits MSB and b L bits LSB arrays. Thus, smaller capacitor ratios can be achieved as compared to the BWC array. However, chargeredistribution switching method for SC array has been proven to be inefficient when discharging the MSB capacitor and charging the MSB/2 capacitor, which takes 5 times more power than the chargerecycling switching method. Thus, a series split capacitor (SSC) array is proposed, as shown in Fig. 2(b) , which can both alleviate the speed limitation and implement a charge-recycling switching approach.
The solution to perform charge-recycling for SC array is different from the BWC array, which just splits the MSB capacitor C MSB into n-1 sub-capacitors. As illustrated in Fig. 2(b) , the C MSB of the SC array is split into b M -1 sub-capacitors in MSB array, where the total capacitance of the b M -1 sub-capacitors is C MSB -C 0 and as a result the capacitors in LSB array and C atten should be doubled, thus the C eq can be calculated as .
where C totalLSB and C totalMSB are the sum of LSB and MSB array capacitors, respectively. The C eq can then be seen as two split unit capacitors C 0 attached to the right side of MSB array to maintain the capacitive ratio as 2 bM-2 :…:2:1:1. Therefore, the charge-recycling methodology in each section can perform binary-scaled feedback during the successive approximation.
The power dissipation of DAC capacitor array is obtained from the dynamic and static power consumption of the reference ladder and usually it is dominated by the static power which is used to supply the reference voltage for the DAC capacitor array. During the same high conversion speed, the static power is determined with the RC settling time from the maximum capacitance C max in the capacitor array. In an 8 bit case, the C max of a SSC and BWSC structure are 8C 0 and 64C 0 , respectively. Therefore, the BWSC will consume 8 times more static power than the SSC structure. The dynamic power is proportional to the sum of array capacitance C total of which the bottom-plate is connected to the reference voltage supply [1] . In an 8 bit case, the C total of the SSC array is 46C 0 . But for the BWSC array, C total is 256C 0 , which can consume 5 times more dynamic power than the proposed structure. Therefore, the smaller C max and C total imply an increase in efficiency of the overall conversion performance.
B. Linearity Performance
To analyze the linearity of the SSC and SC arrays, each of the capacitors is modeled as the sum of the nominal capacitance value and the error term:
where (4) and (5) represent the capacitance in the upper and lower split array, respectively. Considering the case where all the capacitance errors are independent-identically-distributed Gaussian random variables with variances of
and where σ 0 is the standard deviation of the unit capacitor. The accuracy of a SAR ADC is dependent on the DAC outputs which are calculated here in the case of no initial charge on the array (V in =0). For a given DAC digital input X, with D n,m equals 1 or 0 representing the ADC decision for bit n, the analog output V out (X) of the SSC array can be calculated as: The first and second terms in the numerator of (10) are quite small, as compared with the third and forth terms in the numerator and the third term ΔC in the denominator does not depend on the bit decision D n,m , which only cause a gain error but not affecting the linearity performance, then they can be neglected. Thus the (10) can be simplified as 
where
To simplified the analysis, only the worse-case INL is considered which includes all the capacitor errors together (i.e. D n,m =1). From (6) subtracting (13) from (14), and by notice that the denominators of (13) and (14) are approximately equal, then its value can be obtained as 
As a result of (15), the INL of SSC array is proven to be lower than the SC array which is different from the BWC and BWSC arrays that were proven to have no difference between the INLs [1] .
The maximum DNL for the SSC array is expected to occur at the step below the MSB transition [1] , and the two corresponding output voltages can be calculated as 
Thus, from (21) it can be concluded that the maximum DNL of the SSC is lower than that of the SC array.
C. Parasitic Effects
One potential issue with these two series capacitor array structures (SSC and SC) are the parasitic capacitance C p1 and C p2 on the nodes A and B, which will deteriorate the desired voltage division ratio and result in poor linearity. Note that the parasitic effect is caused by the bottom-and top-plate parasitic capacitance of C atten as well as the top-plate parasitic capacitance of MSB and LSB array capacitors which can be calculated as:
where α and β represent the percentage of bottom-and top-plate parasitic capacitance of each capacitor, respectively. For the SSC array, the analog output V out (X) with C p1 and C p2 taken in to account can be calculated as 
As this equation shows the parasitic capacitance C p1 and C p2 in the denominator are completely uncorrelated in the bit decisions, which can cause only a gain error and have no effect to the linearity performance. However, the parasitic capacitance C p2 in the numerator contributes with a code-dependent error, which degrades the linearity of the SAR ADC. 
D. Behavioral Simulations
Two behavioral simulations of the SSC and the SC array DAC were performed to verify the analysis here. The values of the unit and attenuation capacitors are taken to be Gaussian random variables with standard deviation of 1% (σ 0 / C 0 =0.01), and the ADC is otherwise ideal. Fig.3 shows the result of 10000-time Monte Carlo runs, where the standard deviation of DNL and INL are plotted versus output code at the 8-bit level. As expected, the SSC array has better INL and DNL than its SC array counterpart. Fig.4 illustrates the result of 1000-time Monte Carlo runs, where the SNDR are plotted versus the percentage of the top-plate parasitic capacitance β for the SSC array structure. With C p2 increasing, the parasitic capacitance will decrease the SNDR of the conversion performance. But with the variance from 1% to 11% parasitic capacitance of β, a good linearity performance of a SAR ADC can still be achieved.
IV. SIMULATION OF A 8-BIT 180MS/S SAR ADC
To verify the proposed capacitor structure of the capacitive DAC, a 1.2 V, 8b, 180-MS/s SAR ADC was designed using a 90 nm CMOS process with metal-isolator-metal (MIM) capacitor option. The SAR ADC is implemented in a fully-differential architecture with a full scale differential input range of 1.2V PP . The dynamic comparator [6] used in this ADC and it is composed of a preamplifier and a regenerative latch. Considering the parasitic capacitance of the attenuation capacitors that will reduce the linearity of the ADC, 5% top-plate and 10% bottom-plate, parasitic capacitances are included in the simulations according to the data from the foundry datasheet. Fig. 5 shows a spectrum plot of the SAR ADC through a Monte-Carlo simulation with an input signal of 76MHz leading to an SNDR of 48dB, which clearly demonstrates the tolerance of the parasitic effect caused by the C p2 . Fig. 6 also shows the corresponding 30-time Monte-Carlo mismatch simulations where the ADC achieves a mean SNDR of 49dB with an input signal of 76MHz. Fig. 7 compares the power consumption from the reference ladder versus SNDR of the proposed and BWSC array structure, which demonstrates that the BWSC results in poor SNDR, due to the large RC settling time. To reach the same conversion performance the BWSC array consumes 10 times more power than the proposed structure. Table I summarizes the overall performance of the SAR ADC with the total power consumption of 14mW only and FOM of 0.35pJ/conversion-step, clearly demonstrating the low power dissipation feature of the proposed technique.
CONCLUSIONS
A novel series split capacitive DAC technique has been proposed which can both implement a charge recycling approach and achieve a small input capacitance. The reduction of the maximum ratio and sum of the total capacitance can lead to area savings and power efficiency, which allow the SAR converter to work at high-speed while meeting a low power consumption requirement. Theoretically analysis and behavioral simulations of the linearity performance demonstrate that the proposed SSC structure can have a better INL and DNL than the SC array structure. Simulation results of a 1.2V, 8b, 180-MS/s SAR ADC were presented exhibiting an SNDR of 48dB at a 76MHz input with the total power consumption of 14mW that certifies the power efficiency of the novel circuit structure. 
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